...this reduces possible latency when invoking interrupt handlers by mitigating XIP cache misses which are not existent when running code from RAM. |
||
|---|---|---|
| .. | ||
| RP | ||
...this reduces possible latency when invoking interrupt handlers by mitigating XIP cache misses which are not existent when running code from RAM. |
||
|---|---|---|
| .. | ||
| RP | ||