ahoneybun/qmk_firmware
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

When automatic PLL management mode is enabled on the U4 series AVR8 chips, the PLL is now configured for 48MHz and not a divided 96MHz, to lower power consumption and to keep the system within the datasheet specs for 3.3V operation (thanks to Scott Vitale).

Browse source
This commit is contained in:
Dean Camera 2011-10-12 02:27:22 +00:00
parent 1a4a26271e
commit c15eaa5dae
2 changed files with 3 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.c
View file

@ -68,7 +68,7 @@ void USB_Init(
if (!(USB_Options & USB_OPT_MANUAL_PLL))
{
#if defined(USB_SERIES_4_AVR)
PLLFRQ = ((1 << PLLUSB) | (1 << PDIV3) | (1 << PDIV1));
PLLFRQ = (1 << PDIV2);
#endif
}

3
LUFA/ManPages/ChangeLog.txt
View file

@ -15,7 +15,8 @@
*
* <b>Changed:</b>
* - Core:
* - None
* - When automatic PLL management mode is enabled on the U4 series AVR8 chips, the PLL is now configured for 48MHz and not
* a divided 96MHz, to lower power consumption and to keep the system within the datasheet specs for 3.3V operation (thanks to Scott Vitale)
* - Library Applications:
* - None
*