Move RNDISConstants.h into the RNDIS class driver common definition header.
Add logical grouping of related #define values for better Doxygen documentation.
This commit is contained in:
parent
cb779e3d7d
commit
b120c4e4cd
23 changed files with 272 additions and 149 deletions
|
|
@ -71,6 +71,8 @@
|
|||
|
||||
/* Public Interface - May be used in end-application: */
|
||||
/* Macros: */
|
||||
/** \name ADC Reference Configuration Masks */
|
||||
//@{
|
||||
/** Reference mask, for using the voltage present at the AVR's AREF pin for the ADC reference. */
|
||||
#define ADC_REFERENCE_AREF 0
|
||||
|
||||
|
|
@ -79,7 +81,10 @@
|
|||
|
||||
/** Reference mask, for using the internally generated 2.56V reference voltage as the ADC reference. */
|
||||
#define ADC_REFERENCE_INT2560MV ((1 << REFS1) | (1 << REFS0))
|
||||
|
||||
//@}
|
||||
|
||||
/** \name ADC Result Adjustment Configuration Masks */
|
||||
//@{
|
||||
/** Left-adjusts the 10-bit ADC result, so that the upper 8 bits of the value returned by the
|
||||
* ADC_GetResult() macro contain the 8 most significant bits of the result.
|
||||
*/
|
||||
|
|
@ -89,7 +94,10 @@
|
|||
* ADC_GetResult() macro contain the 8 least significant bits of the result.
|
||||
*/
|
||||
#define ADC_RIGHT_ADJUSTED (0 << ADLAR)
|
||||
//@}
|
||||
|
||||
/** \name ADC Mode Configuration Masks */
|
||||
//@{
|
||||
/** Sets the ADC mode to free running, so that conversions take place continuously as fast as the ADC
|
||||
* is capable of at the given input clock speed.
|
||||
*/
|
||||
|
|
@ -99,7 +107,10 @@
|
|||
* the ADC returns to idle.
|
||||
*/
|
||||
#define ADC_SINGLE_CONVERSION (0 << ADATE)
|
||||
|
||||
//@}
|
||||
|
||||
/** \name ADC Prescaler Configuration Masks */
|
||||
//@{
|
||||
/** Sets the ADC input clock to prescale by a factor of 2 the AVR's system clock. */
|
||||
#define ADC_PRESCALE_2 (1 << ADPS0)
|
||||
|
||||
|
|
@ -120,7 +131,9 @@
|
|||
|
||||
/** Sets the ADC input clock to prescale by a factor of 128 the AVR's system clock. */
|
||||
#define ADC_PRESCALE_128 ((1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0))
|
||||
//@}
|
||||
|
||||
/** \name ADC MUX Masks */
|
||||
//@{
|
||||
/** MUX mask define for the ADC0 channel of the ADC. See \ref ADC_StartReading and \ref ADC_GetChannelReading. */
|
||||
#define ADC_CHANNEL0 (0x00 << MUX0)
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue